



Conflict Detection-based Run-Length Encoding – AVX-512 CD Instruction Set in Action

Annett Ungethüm, Johannes Pietrzyk, Patrick Damme, Dirk Habich, [Wolfgang Lehner](#)


HardBD & Active'18 Workshop in Paris, France on April 16, 2018

Challenges for Data Processing Nowadays

Application Side



Multiple application areas




Rapidly growing data volumes
to be processed efficiently

System Side




Increasingly fast processors
for processing the data

Problem



Main bottleneck for efficient
data processing nowadays

Solution




- Reduced transfer times
- Better cache utilization
- Less TLB misses



Growing main memory
to store the data

Lightweight Compression Techniques

Technique = abstract idea of how compression works



Vectorization is crucial from performance perspective




Vectorization using SIMD

Single Instruction Multiple Data (SIMD)

- same instruction on multiple data points simultaneously

Development of Intel's SIMD Extension

- Trend to larger vector registers
 - 128-bit (SSE)
 - 256-bit (AVX and AVX2)
 - 512-bit (AVX-512)
- Trend to more instructions



Most algorithms have been proposed for 128-bit SIMD registers

- Processing 4 elements (32 bit integers) at one

Example Run-Length Encoding

- View subsequent occurrences of the same value as a run
- Each run representable by its value and length
→ just two integers

RLE-SIMD

- Uses SIMD instructions to parallelize comparisons

uncompressed

00	98	76	54
00	98	76	54
00	98	76	54
00	98	76	54
12	34	56	78
00	00	AB	CD
00	00	AB	CD
00	00	AB	CD

Rle

00	98	76	54
00	00	00	04
12	34	56	78
00	00	00	01
00	00	AB	CD
00	00	00	03

run value
run length
run value
run length
run value
run length



RLE-SIMD: Compression

.. AB CD 12 34 56 78 00 98 76 54 00 98 76 54 00 98 76 54 00 98 76 54

uncompressed memory

1) `_mm_set1_epi32()` 00 98 76 54 00 98 76 54 00 98 76 54 00 98 76 54

2) `_mm_loadu_si128()` 12 34 56 78 00 98 76 54 00 98 76 54 00 98 76 54

3) `_mm_cmpeq_epi32()` 00 00 00 00 FF FF FF FF FF FF FF FF FF FF FF FF

128-bit vector register

4) `_mm_movemask_ps()` 0000 0000 0000 0000 0000 0000 0000 0111

32-bit integer (binary)

5) look up

...


1	0101
0	0110
3	0111
0	1000
1	1001

...

Evaluation using Different Vector Sizes

Compression Speed


- Measured in million integers per second (mis)



non-well performing area

Speedup

- Compared to baseline of 128-bit




well-performing area


Non-Well Performing Area

Reasons


- For large run lengths, the number of loaded integers approaches more or less 100%, i.e. every value is only processed once.
- RLE vectorization uses a significantly higher number of load operations for sequences with short runs.
- The redundant processing dramatically increases with increasing vector widths.




SIMD – New Instruction Sets



Conflict Detection using AVX512CD



Step 1: Run Detection



Input


Conflict Detection

Resulting bitmask


Count leading zeros

Are leading zeros descending?

Step 2: Run Length Detection



Step 3: Storing



Store


Scatter (RLE512CD)

- Classical storage layout: (run value, run length)-pair
- Independent of vector width


Continuous (RLE512CDAligned)

- Vector wise
- Run length and run value to different memory locations

Evaluation – Load Instructions



Evaluation- Vector Instructions



Runtime Comparison


- Intel Xeon Phi Knights Landing Processor
- RLE512CD (Aligned)
outperforms state-of-the-art
for small average run lengths



Evaluation

Runtime Comparison



- Intel Xeon 6130 Processor
- Similar results



Summary


Development of Intel's SIMD Extension

- Trend to larger vector registers
 - 128-bit (SSE)
 - 256-bit (AVX and AVX2)
 - 512-bit (AVX-512)
- Trend to more instructions



Run Length Encoding

- Proposed novel implementation using AVX512-CD functionality





Conflict Detection-based Run-Length Encoding – AVX-512 CD Instruction Set in Action

Annett Ungethüm, Johannes Pietrzyk, Patrick Damme, Dirk Habich, [Wolfgang Lehner](#)

HardBD & Active'18 Workshop in Paris, France on April 16, 2018